
A-3
Copyright © 2003–2005 by LSI Logic Corporation. All rights reserved.
MSI-X Table Offset – Read Only 4-26
MSI-X PBA Offset – Read Only 4-27
PCI-X Capability ID – Read Only 4-27
PCI-X Next Pointer – Read Only 4-28
PCI-X Command – Read/Write 4-28
PCI-X Status – Read/Write 4-30
1. The offset of the PCI extended capabilities registers can vary. Access these registers through the
Next Pointer and Capability ID registers.
Table A.2 LSISAS1064 PCI I/O Space Registers
Register Name Offset Read/Write Page
System Doorbell 0x00 Read/Write 4-34
Write Sequence 0x04 Read/Write 4-34
Host Diagnostic 0x08 Read/Write 4-35
Test Base Address 0x0C Read/Write 4-37
Diagnostic Read/Write Data 0x10 Read/Write 4-37
Diagnostic Read/Write Address 0x14 Read/Write 4-38
Reserved 0x18–0x2F Reserved –
Host Interrupt Status 0x30 Read/Write 4-38
Host Interrupt Mask 0x34 Read/Write 4-39
Reserved 0x38–0x3F Reserved –
Request Queue 0x40 Read/Write 4-40
Reply Queue 0x44 Read/Write 4-41
High Priority Request MFA Queue 0x48 Read/Write 4-41
Table A.1 LSISAS1064 PCI Configuration Space Registers (Cont.)
Register Name Offset
1
Read/Write Page
Comments to this Manuals