MSI H6M-P23 (B3) Specifications Page 107

  • Download
  • Add to my manuals
  • Print
  • Page
    / 152
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 106
PCI I/O Space and Memory Space Register Description 4-39
Copyright © 2003–2005 by LSI Logic Corporation. All rights reserved.
Reserved [30:4]
This field is reserved.
Reply Interrupt 3
The LSISAS1064 sets this bit when the Reply Post FIFO
is not empty. The LSISAS1064 generates a PCI interrupt
when this bit is set and the corresponding mask bit in the
Host Interrupt Mask register is cleared.
Reserved [2:1]
This field is reserved.
System Doorbell Interrupt 0
The LSISAS1064 sets this bit when the IOP writes a
value to the System Doorbell. The host can clear this bit
by writing any value to this register. The LSISAS1064
generates a PCI interrupt when this bit is set and the
corresponding mask bit in the Host Interrupt Mask
register is cleared.
Register: 0x34
Host Interrupt Mask
Read/Write
The Host Interrupt Mask register masks and/or routes the interrupt
conditions that the Host Interrupt Status register reports.
Reserved [31:10]
This field is reserved.
Interrupt Request Routing Mode [9:8]
This field routes PCI interrupts to the INTA/ or ALT_INTA/
pins according to the bit encodings in Table 4.9. If the
host system enables MSI or MSI-X, the LSISAS1064
does not signal PCI interrupts on the INTA/ or ALT_INTA/
pins.
31 24 23 16 15 8 7 0
Host Interrupt Mask
x x x x x x x x x x x x x x x x x x x x x x00x x x x1x x1
Page view 106
1 2 ... 102 103 104 105 106 107 108 109 110 111 112 ... 151 152

Comments to this Manuals

No comments