MSI H6M-P23 (B3) Specifications Page 40

  • Download
  • Add to my manuals
  • Print
  • Page
    / 152
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 39
2-14 Functional Description
Copyright © 2003–2005 by LSI Logic Corporation. All rights reserved.
transactions when operating in the PCI-X mode. A split transaction
consists of at least two separate bus transactions: a split request, which
the requester initiates, and one or more split completion commands,
which the completer initiates. Revision 2.0 of the PCI-X addendum
permits split transaction completion for the Memory Read Block, Alias to
Memory Read Block, Memory Read Dword, Interrupt Acknowledge,
I/O Read, I/O Write, Configuration Read, and Configuration Write
commands. When operating in the PCI-X mode, the LSISAS1064
supports the Split Completion command for all of these commands
except the Interrupt Acknowledge command, which the LSISAS1064
neither responds to nor generates.
2.3.2.14 Dual Address Cycles (DAC) Command
The LSISAS1064 performs Dual Address Cycles (DAC), per the PCI
Local Bus Specification, Version 3.0. The LSISAS1064 supports this
command when operating in either the PCI or PCI-X bus mode.
2.3.2.15 Memory Read Line Command
This command is identical to the Memory Read command except it
additionally indicates that the master intends to fetch a complete cache
line. The LSISAS1064 supports this command when operating in the PCI
mode.
2.3.2.16 Memory Read Block Command
The LSISAS1064 uses this command to read from memory. The
LSISAS1064 supports this command when operating in the PCI-X mode.
2.3.2.17 Memory Write and Invalidate Command
The Memory Write and Invalidate command is identical to the Memory
Write command, except it additionally guarantees a minimum transfer of
one complete cache line. The master uses this command when it intends
to write all bytes within the addressed cache line in a single PCI
transaction unless interrupted by the target. This command requires
implementation of the PCI Cache Line Size register. The LSISAS1064
determines when to issue a Write and Invalidate command instead of a
Memory Write command and supports this command when operating in
the PCI bus mode.
Page view 39
1 2 ... 35 36 37 38 39 40 41 42 43 44 45 ... 151 152

Comments to this Manuals

No comments