MSI H6M-P23 (B3) Specifications Page 51

  • Download
  • Add to my manuals
  • Print
  • Page
    / 152
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 50
Multi-ICE Test Interface 2-25
Copyright © 2003–2005 by LSI Logic Corporation. All rights reserved.
Does not support 5-bit and 6-bit characters
Does not support 1.5 stop bits
Provides additional registers to support the speed sense logic
Provides a synchronous interface to allow access to internal registers
and FIFOs
2.8 Multi-ICE Test Interface
Include a 20-pin header to access the ARM Multi-ICE signals through the
ICE JTAG post. The header has a 100 mil spacing between posts. The
connector is a 20-way header that mates with IDC sockets that are
mounted on a ribbon cable. This header enables LSI Logic to debug the
board design. Table 2.3 provides the header pinout. If it is not possible
to include a header, route the ARM Multi-ICE signals to through-holes.
LSI Logic considers access to the ARM Multi-ICE signals essential
to all board designs.
Include pull-up resistors on the signals that require a pull-up
(TRST_ICE/, TDI_ICE, TMS_ICE, TCK_ICE) and on pin 15. In addition,
include GND and VDD_33.
Table 2.3 ARM Multi-ICE Header Pinout
Pin Signal Pin Signal
1 VDD (3.3 V) 2 VDD (3.3 V)
3 TRST_ICE/
1
1. Connect a 4.7 k resistor between this pin and 3.3 V.
4 VSS
5 TDI_ICE
1
6 VSS
7 TMS_ICE
1
8 VSS
9 TCK_ICE
1
10 VSS
11 RTCK_ICE 12 VSS
13 TDO_ICE 14 VSS
15 NC
1
16 VSS
17 NC 18 VSS
19 NC 20 VSS
Page view 50
1 2 ... 46 47 48 49 50 51 52 53 54 55 56 ... 151 152

Comments to this Manuals

No comments