MSI H6M-P23 (B3) Specifications Page 45

  • Download
  • Add to my manuals
  • Print
  • Page
    / 152
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 44
External Memory Interface 2-19
Copyright © 2003–2005 by LSI Logic Corporation. All rights reserved.
Figure 2.4 SSP, STP, and SMP Protocol Usage
2.5 External Memory Interface
The external memory control block provides a direct slave interface
between the internal primary AHB bus and an external 32-bit memory
interface. This interface is for accessing external Flash ROM and
NVSRAM devices. Because the LSISAS1064 uses a 32-bit multiplexed
address/data bus, designs using the LSISAS1064 do not require latches
or CPLD devices to construct memory addresses.
2.5.1 Memory Requirements
The memory requirements for the LSISAS1064 depend on the board
design and application. Several board design possibilities and their
respective memory requirements are presented as follows.
System board implementation
If the system uses the firmware download boot procedure,
external memory may be required depending on the system
implementation.
If the system does not use the firmware download boot
procedure, then the LSISAS1064 requires only a Flash ROM.
Host Bus Adapter (HBA) implementation
The LSISAS1064 requires only a Flash ROM.
Intelligent IOP implementation
SSP
SMP
SATA
SATA
SAS
Expander
STP
SATA
Target
SATA
Target
SMP
Target
SAS
Target
SAS
Initiator
SMP
Initiator
SAS
Initiator
SAS
Initiator
Page view 44
1 2 ... 40 41 42 43 44 45 46 47 48 49 50 ... 151 152

Comments to this Manuals

No comments